Introduction
Since 1998, it is known that Carbon Nanotubes (CNTs) can be used in field effect transistors [1] . Single-wall nanotubes (SWNTs) can be metallic (m-SWNT) or semiconducting (s-SWNT) depending on their chirality. The s-SWNTs have a band-gap that is inversely proportional to their diameter, and act as the channel in so-called Carbon Nanotube Field Effect Transistors (CNTFETs).
In this work we have investigated the fabrication of CNTFETs growing CNTs directly on their final position between source and drain by means of a simple in-situ CVD method [2] . The macroscopic electrical characterization of the fully functional CNTFETs is complemented by nanoscale Atomic Force Microscopy (AFM) and Conductive-AFM (C-AFM) measurements on the CNTs.
Experimental
Si-wafers are oxidized using wet thermal oxidation (500 nm of SiO 2 ) for the CNTFET experiments and dry thermal oxidation (30 nm) for the C-AFM measurements. The subsequently grown CNTs are isolated by this SiO 2 from the Si-substrate which acts as a back gate electrode. Metallic source and drain regions are then structured by photolithography and lift-off. We decide to use nickel on aluminum because this combination is known to be a good catalyst for the CNT growth [3] . The thicknesses for both layers are 10 nm. Source and drain are spaced down to 1 µm and have different widths ranging from 5 to 100 µm.
The CNTs are grown on the pre-structured wafers by a two-step Atmospheric Pressure Chemical Vapor Deposition (APCVD) process. The chamber is first purged with N 2 , the wafer-chuck is then heated via RF. The wafers are pre-treated during 5 min at 900°C to form nickel nanoclusters. The CNTs are then grown from this catalytic clusters in-situ at 900°C during 10 min from a methane feedstock [4] . After growth, the furnace is flushed for 1h with N 2 and without RF to cool-down the wafers to room temperature. A Scanning Electron Microscope (SEM) picture is shown in Fig. 1 , indicating that first, some large diameter Multi Wall CNTs (MWNTs) have grown but stand preferably on the metal without reaching the oxide and second, thin CNTs are laying on the oxide and linking subsequently metal structures.
Measurements and results
First, we scan the structures with tapping-mode AFM. As a result, nanotubes with diameters between 1 and 3 nm and lengths up to 5 µm are measured on the oxide (Fig. 2) . Such small diameters make us conclude that the CNTs laying on the oxide are most likely SWNTs. CNTs cannot be seen on the AFM-scan of the catalyst structures due to the roughness of the metal after heating. However, we can determine if some CNTs connect directly to the adjacent metal structures. In this case a current can be measured when a voltage is applied between the metal contacts which act as source and drain (S/D). We use a semiconductor parameter analyzer to measure the electrical characteristics of the CNT-device. For a drain-source voltage of -30V, we initially obtain an on/off ratio of about 4 (for back gate voltages of -100/100V), which indicates that both m-SWNT and s-SWNT are linking the contacts. By applying a pulse current between source and drain we manage to burn some m-SWNTs [5] and the on/off ratio improves to about 120. As a result, typical MOSFET output (Fig. 3) and sub-threshold characteristics (Fig. 4) are observed.
In order to investigate the current transport mechanism at the nanometer scale, C-AFM measurements are performed. We use the wafers with 30 nm of SiO 2 so that a direct contact between the substrate and S/D could be easily achieved providing a conducting path between AFM tip and the wafer-chuck. Current images of metal structures and CNTs are observed while the 30 nm thick SiO 2 does not allow any tunneling current for the biases we used (Fig.  5) . We also performed local I-V sweeps in which the tip remains in a fixed position contacting the CNT and a bias ramp is applied. The preliminary results indicate high contact resistance and further data analysis is in progress.
Conclusions
By means of a simple in-situ CVD process we succeeded to fabricate fully functional PMOS-like CNTFETs with on/off ratio of 120. Since the technique is compatible with conventional CMOS processing, integrated hybrid CNT-CMOS technologies may be feasible in the future. Conductivity or work function measurements performed directly on the CNTs using Conductive Atomic Force Microscopy will provide additional information to optimize the fabrication process of CNTFETs. 
